With the scaling of MOSFETs in to sub-100nm regim, Silicon -on -Insulator (SOI), single gate (SG) and double gate (DG) MOSFETs are expected to replace tradional bulk MOSFETS. These novel MOSFETs devices will be strong contenders in RF applications in wireless communication market. This work is concerned about the device scaling and different design structures of nano scale SOI MOSFETs. The compression of SG and DG configuration and electrical performance demonstrates the superiority of DG-MOSFETs: Ideal sub threshold swing, input output Tran conductance and remarkably improved Tran conductance (higher than twice the value in SG -MOSFETs). The experimental data and the difference between SG and DG modes is explained, also the optimization of body thickness and doping profile are elaborated. The impact of energy quantization on gate tunneling current is studied for double and ultra thin body MOSFETs. Reduced vertical electrical field and quantum confinement in the channel of these thin -body devices causes a decrease in gate leakage. But all these are acceptable for channel length above 15 nm.
INTRODUCTION
Silicon CMOS technology has emerged over the last 25 years as the predominant technology of the microelectronics industry. The evolution of CMOS technology is governed by the Moore"s law, which state the transistor density on integrated circuits doubles every couple of years. The continuing scaling of CMOS transistor has enabled integrated circuits with higher packing density, higher speed and lower power dissipation [1] . These have been key components today"s computers and wireless communication systems. The CMOS transistors gate length scaling is projected to continue through 2016 down to the incredible 9 nm [2] .
When the CMOS dimensions is scaled to the nanometer regime (<100nm), many physical barriers arise, such as threshold voltage roll off, the drain induced barrier lowering (DIBL) and the sub threshold swing all of which degrades the MOSFETs performance. In the race of scaling down the device dimensions, conventional bulk CMOS technology is facing greater difficulties due to increased leakage and process variations. Some techniques (such as HALLO implantation, RETROGRADE WELL) are used to improve scability, but it has limitations due to increased short channel effects. Which will finally prevent the tradional CMOS to be the candidate for future applications [3] .
A number of solutions has discussed in this paper such as in sub-100nm scale, MOSFETs are expected to undergo rapid architectural changes, which are likely to include variants of Silicon -on -Insulator (SOI) MOSFETs and double gate (DG) MOSFETs. The Silicon -on -Insulator (SOI) technology is extremely attractive in terms of performance (High speed, low power consumption, radiation -hard) and advanced scalability [1] . As compared to bulk silicon, the architecture of SOI MOSFETs is more flexible because more parameters -such as thickness of film and buried oxide, substrate doping, and bulk gate bias can be used for optimization and scaling purpose. Single gate SOI MOSFETs has many advantages over tradional bulk MOSFET such as high speed, and low power for digital circuits design. Better scalability can be achieved by inclusion of a second gate at the back side of the body of each transistor, giving rise to a new structure called double gate SOI structure. Double gate SOI MOSFETs is also wildly recognized as one of the most promising devices because of its short channel effects immunity, reduced leakage current and more scaling potential. Due to inherent performance advantages, SOI MOSFETs out performs the conventional CMOS technology. DG MOSFETs design on SOI substrates are the real replacement for the bulk CMOS structures. DG transistors are proving to be the most promising devices suitable for nano scale circuits, mainly due to there better scability over bulk CMOS design. How SOI technology can full fill the criteria of Moore"s law it can be seen from the Fig-1 . Fig-1 Growth of Bulk Si CMOS and SOI Technology Over the Next Two decades, performance is in Arbitrary Units. 6 
SCALING DEVICES TO THEIR LIMITS
There are two primary device structures that have being widely studied and used in CMOS Technology, one is bulk structure, where a transistor is directly fabricated on the semiconductor substrate (Fig-2a) . The other one is called SOI (Silicon -OnInsulator) (Fig-2b) , where a transistor is built on a thin silicon layer, which is separated from the substrate by a layer of insulator. The bulk structure is relatively simple from a device process point of view, and it is still the standard structure in almost all CMOS based products until this day. For device scaling, we basically try to balance two things: device functionality and device reliability. Both of them have to be maintained at a smaller dimensional size. To accomplish this, we need to suppress any dimensions related effects or short channel effects (SCEs) as much as possible. SCEs include threshold voltage (Vth) variants verses channel length, typically Vth roll off at shorter channel lengths. This effects is usually accompanied by degraded sub threshold swing (S), which causes difficulty in turning off a device. SCEs also include the drain induced barrier lowering (DIBL) effects. DIBL results in a drain voltage dependent Vth, which complicates CMOS design at a circuit level. As transistors scales, reliability concerns become more pronounced. Unwanted leakage currents make the device fail to function properly. Primarily, there are two kinds of leakages: gate tunneling current and junction tunneling current. Both of them results from extremely scaled dimensions and high electric fields. According to device scaling physics, increasing channel doping concentration (Na) can effectively suppress short channel effects. The dependence of the scale length on Na, a relation is described by Frank et al [5] in eq-1 [6] ). Depending on the complexity of the channel doping profile, this theory predicts that the minimum design length Lg lies between  and  2 . It is quit clear in eq-1. That high N B results in reduced W dm , therefore a shorter scale length  thinner T l and higher i  also helps device scaling, a low Na gives a small body effect coefficients which improves the sub threshold swing [6] . As the channel length decreases, a retrograde or ground plane doping profile can be introduced [7] . This doping profile has low doping region near the Si/Oxide interface, but a high doping region underneath the top region provides better body effects, while the bottom region suppress SCEs. The SOI MOSFETs scale in a very similar manner as the back devices. The buried oxide layer in a SOI device can provide superior electric isolation between active device region and the substrate region. This property is considered a big improvement over bulk devices. However, also results in change buildup (majority carriers) with in body region, which gives rise to the unwanted floating body effect (FBE). A fully depleted SOI MOSFETs can help relieve the FBE, but a fully depleted single gate SOI MOSFETs is not considered a desired structure for scaling. A single gate SOI device typically has a thick buried oxide layer, which can not terminate any electric lines from the channel drain end. There are the two types scaling rules. The first one is full scaling or constant field scaling; the second scaling rule is the constant voltage scaling. The constant field scaling, which is purposed by Dennard eal [5] ? Constant field scaling means all the device dimensions are scaled by the same factor "S" and the supply voltage and other voltages are also scaled to maintain a constant electric field throughout the device. Constant field scaling is not a feasible solution because the supply voltage can not be scaled arbitrary. Otherwise, it would be much more expensive to provide multiple voltage supplies to current component. On the other hand, scaling potential of threshold voltage is limited. It would be difficult to turnoff the device if threshold voltage is scaled down too low. Constant voltage scaling does not have a supply voltage modification problem, which makes its more preferred scaling law also it has some problems such as (Velocity saturation, mobility degradation, increased leakage currents and lower break down voltage) , which is overcome by using scaled nanometer SOI Technology. These two scaling laws and parameters those affect the MOSFETs structures are listed in the Table-1 [8] . 
SINGLE GATE SOI MOSFETs
A single gate SOI MOSFETs is shown in Fig-3 . To check the electrical performance of SG device first we adjust the thickness of the silicon layer, changing it from a thin fullydepleted device, to a partially -depleted device, by ranging the thickness from 0.05  m to 0.2  m. As the silicon layer thickness increased, we also increased the thickness of the BOX, to make sure it is thick enough to block the current. After we saw the effect the silicon thickness had on the device, we set it back it 0.1  m and varied the n -type doping in the drain and source regions. We varied this from about 1e17 cm-3 to 1e 29 cm-3, in multiples of ten. Once we saw what effect this had on device, we set it back to 1e20cm-3, and then varied the P-type doping in the silicon, which mostly affect the doping level in the area under the gate. We varied this from 6e16cm-3 to 6e17cm-3, in multiples of two. After setting this back to 2e17cm-3, we then varied the gate length. This involved adjusting not only the length of the gate itself, but also where the n-type doping was located, because this affected the length of the channel under the gate. The results of all the tests are plotted and viewed using ATLAS Tony plot.
Fig-3 Single Gate SOI MOSFETs Structure
From the Fig-4 (varying the Silicon film thickness to view effects on the threshold voltage) it can be seen that the thickness of the silicon layer increased, the threshold voltage also increased, and changing the silicon thickness really had no effect on the slop. Fig-4 varying the Silicon Film Thickness to View Effects on the Threshold.
From the Fig-5 it can be said that changing the doping of source and drain regions had no effect on the threshold voltage. But the Tran conductance increased as the doping levels increased. When the n-type and p-type doping were nearly equal the slop has distorted. When the p-type doping is varied in silicon region, the threshold voltage increased as the doping level increased. There is a slight decrease in the slope as the doping level increases in the silicon region as seen in the Fig-6 Fig-6 Changing The p-type Doping in the Silicon Region.
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When the gate length and channel area are increased, there is a slight increase in the threshold voltage, and the slope decreases it can be seen from the Fig-7 .
Fig-7 Effects on Threshold by Changing the
Gate and Channel Length.
From the Simulation results one can say that the thickness of the silicon to 0.06  m. Which reduced the threshold voltage -next we increased the n-type doping to 1e28cm-3, giving the device more free charge carriers and increases the slope. The p-type doping level was changed to 8e16 cm-3, which slightly increased the threshold voltage, but also slightly decreases the slope. Finally the gate length is set at 0.2  m because it was earlier found the smaller channels, yield faster devices. This decreased the threshold voltage while increasing the slope.
DOUBLE GATE SOI MOSFETs
The double gate SOI MOSFETs is a natural extension from a slandered SOI device. The double gate gives rise to many performances enhancements such as increased Tran conductance and a lower threshold voltage. Double gate MOSFETs can be classified in two types a) Symmetrical device, b) Asymmetrical device: in symmetrical double gate setup, the back silicon oxide layer has the same thickness as the front silicon oxide layered and also identical gate materials (e.g. near mid -gap metals). This allows both gates to influences the operation of the device. Where as for asymmetric devices. Different strength can be obtained by different oxide thickness (asymmetric oxide) or materials of different work function as (e.g. N+ poly & p+ poly) for the front & back gate (Asymmetric work function). When voltage is applied to the gates of device, the active silicon region is so thick that the control region of the silicon remains controlled by the majority carriers in the region. This causes not one but two channels to be formed. One channel form near the top boundary between silicon and the silicon insulator and the other one form like wise at the bottom interface, a double gate MOSFETs structure is shown in Fig-8 . Two channels are Separated by enough distance as to be independent of each other. This creates two independent transistors on the same piece of silicon. Each gate can control one half of the device and its operation is completely independent of the other. The total current through the device is equal to the sum of the currents through the separates channels.
The relative scaling advantage of the DG MOSFET is about two times. The performance of the symmetrical version of the DG MOSFET is further increased by higher channel mobility compared to a bulk MOSFET, since the average electric field in the channel is lower, which reduces interface roughness scattering according to the universal mobility model [9] . There are a variety of device structures under D.G. technologies, such as double gate structure with isolated gates (IDDG). This structure can be useful for low power, mixed signal application. Symmetrically driven double gate structure (SDDG), finds their best use in digital applications (which provides high Ion /Ioff ratio.). The double gate devices with independent gate control option (separate contacts for back and front gates) have been developed. Such DG devices are referred to Independent or Isolated Gate (IG) devices (Fig-8) . The Ground plane (GP) SOI process (Fig. 2-b) can also be considered as a class of IDDG devices with the exception that the second gate is shared among all the devices. GP SOI is attractive for dynamic V th design with dynamic control of the common back gate bias. IDDG devices with a second gate for each device are referred to as 4-Terminal devices. In such technologies, one can choose to connect the back and front gates together or to control them separately while designing a circuit resulting in new circuit styles. Connected back and front gates (3-Terminal configuration) provides a simple way of mapping circuits designed in single gate technologies to double gates technologies. 3-T configuration provides more ON current for transistors as well. On the other hand, independent gate control (4-T configuration) can be used for designing new circuits. For example, back gate bias can be used to dynamically adjust the threshold voltage of the front gate to tune the power and performance requirement of a circuit. It can also be used for merging parallel transistors or driving non-critical transistors in single gate driven mode to reduce power dissipation. Double gate SOI devices make improvement over SOI single gate devices in the area of high temperature operation as well. 
IMPERATIVE PARAMETERS OF DOUBLE GATE MOSFETs
Once the primary goal of low threshold voltage is achieved then the device turns on at lower voltage, then it can be operated at lower voltage, and it will use less power which makes it more attractive. If the correct control of the channel can be achieved through the use of the two gates, many new devices are possible. As the oxide thickness decreases, the gate current increases exponentially. It eventually dominates the off-state leakage current of the drain which arises from electron tunneling between the drain and gate. There are two kinds of tunneling: Fowler-Nordheim (FN) tunneling and direct tunneling. For normal MOSFET operation, FN tunneling is negligible. For down scaled MOSFETs, when the oxide layer is very thin, electrons from the inverted silicon surface tunnel directly 9 through the forbidden energy gap of the oxide layer. This gate leakage current can become important for low power and portable applications since it can drain battery power. [11] One of the major advantages of using double gate transistors is the lower leakage current. The major leakage components in double gate devices are: (a) sub threshold leakage and (b) gate leakage [6] . In double gate structures presence of two gates and Ultrathin body helps to reduce the Short Channel Effect (SCE), which significantly reduces the sub threshold leakage current [7] . Lower SCE in DG devices and the higher driver current (due to two gates) allows the use of thicker oxide in DG devices compared to bulk-CMOS structures. This helps to reduce the gate leakage current. In double-gate and ultra thin body MOSFETs, gate current can be suppressed due to the reduced vertical electric field. In particular, the electric field near the bottom is dramatically reduced. This reduces the depth of the potential well, which lowers the bound state energy and broadens the inversion charge distribution, thus resulting in a lower tunneling probability and an increased lifetime of each quasi bound state. This effectively reduces the impingement frequency at which electrons are directed toward the silicondielectric interface.
depending on device dimensions, gate current in an ultra thin body MOSFET can be reduced (Fig-9 ) by up to 3X when compared with that of a bulk device at a constant inversion charge density. To induce equal inversion charge, DG devices require lower electric field compared to bulk-CMOS structure, Fig-10 shows an example when a double gate SOI MOSFETs has a threshold voltage of about 1.0V and in example when one gate is tied to ground while the other is biased of 0.6V no current will flow the device. If both gates are biased at 0.6V however, the device will clearly be "on "and current will flow. This fallows for a dynamic threshold voltage that is dependent on the voltage applied to both gates. This means that the device could be engineered to be "off" unless a voltage is applied to both gates. By using this one can realized two transistors NAND logic gate could be realized. This effectively would cut the number of logic gates in half, reducing space and lowering the power consumed as well. Fig-9 Gate Current in Ultra thin Body can be Reduced by 3X when compared with bulk structure.
Fig-10: Ideal Id-Vgs Curves
A parameter will be looked at in depth, both raising and lowering its value while examining the changes to the threshold voltage and Tran conductance. Attention will be paid as well to weather or not the changes to the device effect the control over the gate and if so how. It may very well be that changing one parameter may positively affect, for example, threshold voltage while negatively effecting another parameter. or a partially depleted film, the two gates" effects will not couple and the volume will not be inverted. A fully depleted film is needed to send the channel into volume inversion. Thus, the first parameter to look at will be silicon thickness. Fig-11 shows IdVgs curves of double gate SOI MOSFETs for different silicon thicknesses. Here, the back gate is held constant at 0.0 V while the front gate is swept from negative four volts to positive four volts. It is apparent that the thicker the silicon, the higher the threshold voltage. Fig-11 Id-Vgs curves of double gate SOI MOSFETs for different silicon thicknesses Fig-12 shows a little different picture of silicon thickness. Here, two curves for two devices are shown. The two devices closed are the two with the greatest difference in silicon thickness, 0.02µm and 1.0µm. The first curve for each device is one where the back gate voltage is held at zero and the second curve is where the back gate voltage is held constant at approximately the value of the threshold voltage. In this fashion, information on the threshold control can be gathered. From the fig-12 , It can be discerned that the thinner the silicon, the larger the change in threshold voltage. This means that for thinner S I films, the effects of volume inversion can be seen. Fig-12 Silicon Thickness Effects on Threshold Fig-13 gives a clear picture of the threshold control that varying the silicon oxide layer .Here, it is more apparent that the oxide 10 thickness affects the volume inversion effect. The thinner the oxide layer, the less the threshold changes with increasing back bias. The thicker the oxide layer, the greater is the change in threshold voltage. For example, consider that the transistor with the 0.005µm gate is being operated with both gates just below threshold. This means that If one gate is to be operated at this voltage and the other left tied to ground, the transistor would be off. However, it is possible, by picking the correct operating voltage, to apply a voltage less than threshold to both gates and turn the transistor on. Fig-13 effects of variations of Silicon Oxide Thickness on Threshold Voltage.
Tran conductance
The MOSFETs tran conductance gm is a key device parameter, determining the gain of MOSFET amplifiers. It quantifies the drain current variation with a gate-source voltage variation while keeping the drain-source voltage constant and is of crucial importance because it decides the ability of the device to drive a load. The tranconductance plays a vital role in determining the switching speed of a circuit. High tranconductance devices yield circuits capable of high speed operation. With the scaling of MOSFET, one can get higher tranconductance. [11] . For a long-channel DG-MOSFET operated in the saturation region, the I DS -V GS characteristic is quadratic, the gm-V GS function is linear, and the dgm / dVGS =const. In the study of short-channel DG-MOSFET, the quadratic behavior is not observed any more because of the strong effect of velocity saturation. In the saturation region the current is essentially controlled by the average velocity {V(0)} at the top of the barrier (x=0), where the charge density is 2Cox (V GS -Vth), independent of the drain bias. Double-gate operation has been achieved by biasing simultaneously the front and the back gates. The difference in oxide thickness and threshold voltage has been accounted for by taking V G1 -V T1 = (to x1 / t ox2 )(V G2 -V T2 ) , where V T1 , 2 are the values measured with the opposite gate grounded. This condition guarantees the symmetry of the vertical field at the two interfaces. The experimental curves (Fig.-14a) have revealed a greater advantage for DG transistors: the transconductance peak is almost four times higher than for operation in single-gate mode. Measurements on other ultra-thin devices show that while the transconductance gain DG/SG is not fully reproducible, it always varies between 250% and 400%. The general trends, which still need to be confirmed with other DG technologies, are,
• The transconductance decreases more rapidly with gate voltage in DG-MOSFETs, so indicating a larger value of the mobility degradation factor;
• The comparison of the data presented in (Fig.14a ) (long channel) and (Fig. 14-b ) (shorter channel) shows that the transconductance gain DG/SG at 300 K tends to decrease in shorter channels; • The gain DG/SG in transconductance peaks (i.e., field-effect mobility) increases at lower temperature (Fig.-14b) as acoustic phonon scattering is gradually attenuated.
It is worth noting that 200% (more precisely the sum of front-and back-channel transconductance)
is the gain achievable in thick transistors, where DG operation brings nothing but the superposition of the front and back channels, independent from each other. Primarily in SG-MOSFETs, and induces additional carrier confinement. The quantization effects are lesser in DG-MOSFETs than in SG-MOSFETs. [8] . 
Output Conductance
The output conductance (gd) in saturation is characterized by the Early voltage (V EA =Id/gd). Again real DG devices demonstrate close results, approximately four times better than SG, mainly due to the increasing control of the channel by the gate in double-gate structure. The output conductance and early voltage are severely affected by length scaling as channel lengthmodulation (CLM) and drain-induced barrier lowering (DIBL) effects become more important, but they are acceptable for channel lengths above 15 nm. In (Fig.15-a) the output characteristics of the DGMOSFET for Several low field mobilities are plotted, showing the ballistic limit (μlow→∞). From these characteristics the output conductance (gd) (Fig.15-b) and (I DS /gd) ratio can be extracted. Also the output conductance and I DS /gd ratio, in the ballistic limit, for several channel lengths are presented (Figs. 15 -c) . Note that the parameter I DS /gd is analogous to the Early voltage of the bipolar 11 transistors. From Fig. 15(c) we can observe three regions, each one dominated by a different mechanism: (1) linear region, (2) Region near saturation, dominated by CLM, (3) Region dominated by DIBL. From the linear region of Fig. 15(c) (low VDS), the contact resistance (Rc) can be estimated to be Rc, 40 Ω μm. Let us note that in the ballistic limit there are no scattering mechanisms and all the applied voltage drops in the contact-channel interface, originating the contact resistance (the channel resistance is zero). One of the important characteristics related to Rout (=1/gd) from the point of view of analog circuit design is the maximum Rout. This parameter further degrades as the channel length scales down because CLM and DIBL become more severe. The values obtained range from 1 kΩ-μm for the 10 nm channel length transistor up to 70 kΩ-μm for the 30 nm transistor. Another interesting figure of merit is the intrinsic gain, defined as g m X max (Rout). 
CONCLUSION
The nano scale devices have short channel effects such as drain induced barrier lowering (DIBL), Impact ionization, Gate tunneling, Velocity saturation and Hot electron effects, due to all these physical limitation device can not be further scaled . so this work demonstrated that by using Constant voltage, and Constant field method of scaling one can further scale the devices and overcome the short channel effects and enhance the electrical performance of the devices. This work shows the different types of structures of nano scale single and double gate SOI MOSFETS and explore there crucial parameters on which the electrical performance of the devices depends. Here the effects of silicon film thickness, n-type and p-type doping profile and gate length on the threshold voltage of the single gate SOI MOSFETs are also explained. Result of Optimization of the double gate SOI MOSFETS using silicon film thickness and silicon oxide thickness at different biasing voltage shows that thickening of oxide layer increases the threshold voltage. By comparing the performance of single and double gate SOI MOSFETSs the independent driven double gate technology makes it a suitable candidate for low power application. The operation of ultra-thin transistors in DG mode has significant advantages of scalability, excellent transconductance. The gain in transconductance, as compared to SG operation, has been explained based on gate voltage & temperature, which has extremely prominent effect in DG-MOSFETs. All the structures which are explained above are suitable for low power high performance circuits used in analog, logic circuits and radio frequency applications.
